Home

Principal Verification Engineer with pre-silicon design verification, C-shell scripting, Verilog-HDL & System Verilog, SV Assertions, UVM or OVM, NC Verilog, NCSIM, Simvision, linting tools at San Francisco, California, USA
Email: [email protected]
From:

Narayana Rao 3MKLLC,

3MK Software Solutions LLC

[email protected]

Reply to: [email protected]

Hello,

Greetings for the day!!!

Please review the below roles and advise the best time to connect with you. If you are interested, you can reach me on Linkedin: www.linkedin.com/in/narayanarao2 and share resumes to [email protected]

Title: Principal Verification Engineer with
pre-silicon design verification,
C-shell scripting, Verilog-HDL & System Verilog,
SV Assertions, UVM or OVM,
NC Verilog, NCSIM, Simvision,
linting tools (i.e Spyglass) Exp

Location: San Francisco, CA (San Francisco, CA, at least 1 day/week at Client site and rest of the week remote is OK)

Duration: 6 Months

Rate : Open / hr

Job Description:

Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. IP verification must have and SoC verification good to have.

Develop test plans and coverage metrics from specifications and writing block and chip-level tests.

Create PERL/Python scripts to automate creating verification environments, tests generation and debugging.

Failure analysis of Register Transfer Level and Gate simulations and resolve them by working with design engineers.

Work with architects to determine the use-case scenarios to simulate

Preferred Qualifications:

7+ years of experience in
pre-silicon design verification

Proficiency in
C-shell scripting, Verilog-HDL & System Verilog.

Strong knowledge in
SV Assertions, UVM/OVM and functional code coverage.

Experience with
advanced peripheral bus Verification IPs such as
GPIO, UART, SPI, SW, JTAG, and I2C.

Proficient with
Cadence tools such as
NC Verilog, NCSIM, Simvision.

Experience with
linting tools (i.e Spyglass) will be helpful.

Independent, self-motivated with good analytical & communication skills.

Thanks & Regards,

Narayana Rao

Sr Manager (Recruitments)

3MK Software Solutions LLC

Email:

[email protected]

Website:

http://3mkllc.com/

Connect me
on Linkedin too for daily updates and REQUIREMENTS:

linkedin.com/in/narayanarao2

Note:
WANT TO GET MY DIRECT CLIENT REQUIREMENTS DAILY

Please click on below link and clink on
Ask to join Group

Keywords: cprogramm California North Carolina
Principal Verification Engineer with pre-silicon design verification, C-shell scripting, Verilog-HDL & System Verilog, SV Assertions, UVM or OVM, NC Verilog, NCSIM, Simvision, linting tools
[email protected]
[email protected]
View all
Fri Aug 16 21:25:00 UTC 2024

To remove this job post send "job_kill 1667429" as subject from [email protected] to [email protected]. Do not write anything extra in the subject line as this is a automatic system which will not work otherwise.


Your reply to [email protected] -
To       

Subject   
Message -

Your email id:

Captcha Image:
Captcha Code:


Pages not loading, taking too much time to load, server timeout or unavailable, or any other issues please contact admin at [email protected]
Time Taken: 11

Location: San Francisco, California