| DFx Engineer in Austin, TX or Bay Area, CA at Austin, Texas, USA |
| Email: [email protected] |
| From: Chandan Mishra, Appian Infotech [email protected] Reply to: [email protected] Job Title DFx Engineer Location: Austin, TX or Bay Area, CA (Onsite) Duration: Contract Job Description: Create Verilog/System Verilog test benches to verify various DFT features in RTL such as SSN, compressed and uncompressed scan, memory BIST, JTAG, and boundary scan at block and SoC-level Verify top-level features such as power-on self-test, clock observation, clock stop and scan dump Run DV regressions & analyze coverage, triage & debug failures Experience in general design verification methodology, regressions, simulation and debug tools Expertise in Verilog or System-Verilog Working knowledge of scripting languages such as TCL, python (or another scripting language such as Perl) Thanks & Regards Chandan Mishra Team Lead - Recruitment Desk: 276-910-0155 Cell: 470-491-4178 [email protected] LinkedIn- https://www.linkedin.com/in/chandan-mishra-profile/ Website - www.appianin fotech.com Keywords: California Texas DFx Engineer in Austin, TX or Bay Area, CA [email protected] |
| [email protected] View all |
| Tue Aug 27 20:07:00 UTC 2024 |