| Silicon Static Timing Analysis Engineer - Phoenix. AZ - Preference in onsite in Phoenix, AZ. Remote is OK, prefer PST time zone. at Phoenix, Arizona, USA |
| Email: [email protected] |
| From: Mohamed Yasin S, VDart INC [email protected] Reply to: [email protected] Hi, Please Find the requirements below Job Title: Silicon Static Timing Analysis Engineer Location: Phoenix. AZ Job Mode: Preference in onsite in Phoenix, AZ. Remote is OK, prefer PST time zone. Visa Restriction: Any Visa will Works Except OPT, CPT ,F1, & STEM Type/Duration: Contract, 0- month(s) + extension No of years Need: years of experience Needed Local/ No Local : Preference in onsite in Phoenix, AZ. Remote is OK, prefer PST time zone. Mandatory Skills: Electrical Engineering, Electronic Design Automation (EDA) , Semiconductor Design and Development Remote In office Hybrid: Preference in onsite in Phoenix, AZ. Remote is OK, prefer PST time zone. Resource needs to be local: Preference in onsite in Phoenix, AZ. Remote is OK, prefer PST time zone. Must-Have skills for the role: 1) Electrical Engineering 2) Electronic Design Automation (EDA) 3) Semiconductor Design and Development Years of experience needed: 5-8 years Job description: SOC Integration/STA/Synthesis Engineer. Required Skills: Develop and own physical design implementation of multi-hierarchy low-power designs including physical-aware logic synthesis, design for testability, constraints, static timing analysis, formal verification, Gate level functional & timing ECO in advanced technology nodes Develop & document STA & Synthesis strategies. Interact with methodology teams to address challenges related to new technology nodes. Familiar with constraint checking tools and techniques to deliver quality constraints for both pre and post CTS views. Resolve design and flow issues related to physical design, identify potential solutions, and drive execution Proficiency in advanced synthesis & STA techniques to achieve aggressive low power, area, and timing goals. Must be able to drive solutions for complex timing closure scenarios. Ability to optimize designs for best in class in low power and high performance with logically equivalent RTL transforms Experience with multi-clock and multi-power domain designs. Proficiency with ECO for functional and DFT timing closure Deliver physical design of an end-to-end IP or integration of ASIC/SoC design Minimum Qualifications: Bachelor's degree in Electrical Engineering or Computer Science 4-12 years experience RTL2Gate experience on advanced technology nodes (7nm and below) Experience with low power implementation and signoff, power gating, multiple voltage rails, UPF knowledge. Experience in Block-level and Full-chip integration. Experience with Python, TCL, or Perl programming. Experience working with EDA tools like DC/Genus, ICC2/Innovus, Primetime Preferred Qualifications: Experience in running physical-aware logic synthesis and achieving optimal synthesis QoR on low power designs Knowledge of static timing analysis, defining timing constraints and exceptions, corners/voltage definitions Experience with Python, TCL or Perl programming Industry experience needed: Semiconductor Design and Development Education needed for the role:BA or MS in EE or Computer Science Chances of extension: yes [email protected] Kind regards, Mohamed Yasin Sirajudeen Senior Technical Recruiter VDart Inc. Contact : (678) 720-4178 Email: [email protected] LinkedIn ID : https://www.linkedin.com/in/mohamed-yasin-sirajudeen-988429192 Website: www.vdart.com Keywords: business analyst microsoft Arizona Idaho Silicon Static Timing Analysis Engineer - Phoenix. AZ - Preference in onsite in Phoenix, AZ. Remote is OK, prefer PST time zone. [email protected] |
| [email protected] View all |
| Thu Oct 17 02:01:00 UTC 2024 |