Home

Hardware test engineer at Remote, Remote, USA
Email: [email protected]
Role: Hardware Test Engineer 3

Location: SVC, California-Onsite

Years of Exp: 7-10 yrs

"Candidate Requirements

Years of Experience Required - 7-10 years

Degrees or certifications required - BS/MS in Electrical Engineering or related field preferred

Disqualifiers - Candidate doesn't meet years of experience

Best vs. Average -

- Excellent communication

- Excellent hardware testing skillset

- Senior level testing experience

Performance Indicators - Meeting deadlines & quality of work

Top 3 Hard Skills Required + Years of Experience

1. Knowledge of running tests at a system level| 7-10 years

2. Bench setup automation and scripting (including test equipment)| 7-10 years

3. Collecting data and generate reports | 7-10 years"

Job Description: Candidate has to have the following experience:

1- Experience with PVT (Process-Voltage-Temperature) silicon/board characterization

2- Familiar with Data center test setups (server rack boards, PCI cards, Scope, DMM, logic analyzer)

3- Experience with bench evaluation board bring-up and debugging.

4- Knowledge of JTAG based debug and AMD-Xilinx debug tools (vivado)

5- Execute HSIO PCIE5, LPDDR5, Gigabit Transceiver test plan

6- Experience with Windows, Linux OS and CMD/XTERM (terminals)

7- Experience with PuTTy and Serial/JTAG communication setup and logging

8- FPGA based board debug and enablement

9- Basic SOC ARM knowledge and architecture

10- Data collection execution scripting and post processing data script generation

Additional requirements:

BS/MS in Electrical Engineering or related field with 3+ years of experience

Experience in PVT test and power characterization

Bench instrumentation setup and bring up

System board bring up and debug

Bench setup automation and scripting (including test equipment)

PVT Characterization setup

PCIe Gen5, DDR Gen5, UART, GPIO, I2C/I3C, eMMC/UFS

Knowledgeable in power/performance measurement and system debug experience

Knowledge in SpecINT workload, DDR efficiency, and FPGA implementation (with LUTs, BRAM/URM, etc) is a plus

Ability to write scripts using python

Good communication and reporting skills

Experience in yield analysis of SoC chips and fail analysis with test data

Experience in correlation data analysis (System to ATE Correlation)

Bench instrumentation setup and bring up

Evaluation board bring up and debug (Scripting, JTAG, I2C )

Bench setup automation

PVT Characterization

GPIB, I2C, SPI, PCIE GEN5

Knowledgeable in high-speed Analog & Digital

Experience with scripting such as python or perl

Good communication and reporting skills

Nice to have:

Experience supporting FPGA XILINX board debug

Experience in PCIE gen 5/LPDDR5 debug and enabling on System

JMP data analysis

--

Keywords: information technology microsoft
[email protected]
View all
Wed Nov 29 00:19:00 UTC 2023

To remove this job post send "job_kill 890075" as subject from [email protected] to [email protected]. Do not write anything extra in the subject line as this is a automatic system which will not work otherwise.


Your reply to [email protected] -
To       

Subject   
Message -

Your email id:

Captcha Image:
Captcha Code:


Pages not loading, taking too much time to load, server timeout or unavailable, or any other issues please contact admin at [email protected]
Time Taken: 20

Location: , California